|
|
论文:2020,Vol:38,Issue(2):442-450 |
|
|
引用本文： |
|
|
李闯泽, 韩本光, 何杰, 吴龙胜. 一种用于CMOS图像传感器的高速高精度低功耗LVDS驱动器设计[J]. 西北工业大学学报 |
|
|
LI Chuangze, HAN Benguang, HE Jie, WU Longsheng. Design of High Speed and Precision and Low-Power LVDS Driver for CMOS Image Sensor[J]. Northwestern polytechnical university |
|
|
|
|
|
|
|
| 一种用于CMOS图像传感器的高速高精度低功耗LVDS驱动器设计 |
|
| 李闯泽1, 韩本光2, 何杰1, 吴龙胜1 |
|
1. 西安微电子技术研究所, 陕西 西安 710065;
2. 西安电子科技大学 微电子学院, 陕西 西安 710065 |
| 摘要: |
| 针对宇航超大面阵（15k×15k）CMOS图像传感器中读出链路后级对串行数据接口高速、高精度、低功耗以及驱动大容性负载的需求，提出了一种基于沟道长度分割的方法和预加重技术相结合的低压差分信号（low voltage differential signal，LVDS）驱动器设计方案。与常见设计方案相比，该方案采用沟道长度分割补偿方法在兼顾运放增益的同时，有效提高单位增益带宽；其次采用预加重技术对LVDS驱动器进行高频分量补偿，提高大容性负载驱动能力和高速信号完整性。仿真结果表明：基于沟道长度分割补偿法有效提高了共模反馈电压信号的精度，仿真验证了实际共模电压信号变化小于15 mV；采用预加重技术对高速传输过程中损失的高频分量进行幅度增强，有效改善了高速数据传输过程中信号眼图质量，同时传输速率和驱动负载能力均提升2倍以上（1.2 Gb/s@12 pF），静态电流消耗仅为4.6 mA@12 pF，所提出的LVDS驱动器设计方案采用典型0.18 μm CMOS工艺设计实现。 |
| 关键词:
沟道长度分割
低压差分信号
预加重
高速
高精度
低功耗
|
|
| Design of High Speed and Precision and Low-Power LVDS Driver for CMOS Image Sensor |
|
| LI Chuangze1, HAN Benguang2, HE Jie1, WU Longsheng1 |
|
1. Xi'an Microelectronic Technology Institute, Xi'an 710065, China;
2. School of Microelectronics, Xi dian University, Xi'an 710065, China |
| Abstract: |
| Aiming at the requirement of high speed and precision, low-power and large-capacity load of serial data interface for aerospace super large array(15k×15k) CMOS image sensor, a design scheme low voltage differential signal (LVDS) driver by combining the split-length method with the pre-emphasis technique is proposed. Firstly, comparing with the general design schemes, the present scheme uses the split-length compensation method to increase effectively the unity-gain bandwidth while keeping the op-amp gain constant. Secondly, the pre-emphasis technique is used to compensate the LVDS driver for high-frequency components to improve the driving capability of the capacitive load and high speed signal integrity (SI). The simulation results show that the accuracy of the common-mode feedback voltage is improved by using the split-length compensation method, and also the common-mode voltage changes below 15 mV. The pre-emphasis technique is used to enhance the amplitude of the high-frequency components lost during the high-speed transmission. The quality of the signal eye diagram during high-speed transmission reduces the bit error rate, and both the transmission rate and the driving load capacity are two times more than the general design (1.2 Gb/s@12 pF), and the quiescent current consumption is only 4.6 mA@12 pF. The present LVDS driver design is implemented in a typical CMOS process of 0.18 μm. |
| Key words:
split-length
LVDS
pre-emphasis
high speed
high precision
low power
|
|
| 收稿日期: 2019-05-28
修回日期:
|
| DOI: 10.1051/jnwpu/20203820442 |
| 基金项目: 国家重大科技专项（2017ZX01006101-001）与陕西省教育厅科学研究计划（19JC029）资助 |
| 通讯作者: 吴龙胜(1968-),西安微电子技术研究所研究员,主要从事微电子学及固体电子学、高性能模拟集成电路设计研究。E-mail:wls771@163.com
Email：wls771@163.com |
| 作者简介: 李闯泽(1984-),西安微电子技术研究所博士研究生,主要从事大面阵抗辐照CMOS图像传感器及高速模数转换器研究。
|
|
|
|
|
|
|
|
参考文献: |
|
|
[1] GRACEFFA G A, GATTI U, CALLIGARO C. A 400 Mbps Radiation Hardened by Design LVDS Compliant Driver and Receiver[C]//2016 IEEE International Conference on Electronics, Circuits and Systems, 2016:109-112
[2] YANG Zongxiong, LYU Xiaohua, LIU Huihua, et al. LVDS Driver Design for High Speed Serial Link in 0.13μm CMOS Technology[C]//2011 International Conference on Computational Problem-Solving, 2011:145-148
[3] WONKI P, SUNG C L. Design of LVDS Driver Based CMOS Transmitter for a High Speed Serial Link[C]//2010 International Conference on Electronics and Information Engineering, 2010:301-303
[4] NITHINNATH V K, SHEKAR G. An Area Efficient Termination Resistance Calibration Mechanism for LVDS Transceiver in 55 nm CMOS[C]//2017 International Conference on Microelectronic Devices, Circuits and Systems, 2017:1-5
[5] Telecommunications Industry Association/Electronic Industries Alliance. Electrical Characteristics of Low Voltage Differential Signaling(LVDS) Interface Circuits[S]. TIA/EIA-644A, 2001
[6] IEEE Standards Association. IEEE Standard for Low Voltage Differential Signals(LVDS) for Scalable Coherent Interface[S]. 1596.3-1996
[7] CHEN M D, MARTINEZ J S, NIX M, et al. Low Voltage Low Power LVDS Drivers[J]. IEEE Journal of Solid State Circuits, 2005, 40(2):472-479
[8] YEONG K C, YUNG M F, PENG K T, et al. 1.2Gb/s LVDS Interface[C]//2007 International Symposium on Integrated Circuits, 2007:26-28
[9] WANG Xihu, WU Longsheng, LIU Youbao, et al. Low Power LVDS I/O Interface for above 2Gb/s Operation[J]. Journal of Electronics, 2009, 26(4):525-531
[10] YANG Wang, WEI Xingai. Power Efficient Pre-Emphasis Method for Transmitters with LVDS Drivers[J]. Electronics Letters, 2014, 50(24):1811-1813
[11] GE Xiaoliang. The Design of a Global Shutter CMOS Image Sensor in 110 nm Technology[D]. Delft:University Netherlands, 2012
[12] GIANLUCA T, FRANCESCO D C, VALENTINO L, et al. Design of LVDS Driver and Receiver in 28 nm CMOS Technology for Associative Memories[C]//2017 6th International Conference on Modern Circuits and Systems Technologies, 2017:1-4
[13] VISHAL S, Indirect Feedback Compensation Techniques for Multi-Stage Operational Amplifiers[D]. Idaho:University Boise state, 2007 |
|
|
|
|
|
|
|
