|
|
论文:2016,Vol:34,Issue(5):900-906 |
|
|
引用本文： |
|
|
王党辉, 徐如意, 刘朝锋, 张萌, 安建峰, 孙靖国. 延长相变存储器寿命的写操作Cache及其调度策略[J]. 西北工业大学学报 |
|
|
Wang Danghui, Xu Ruyi, Liu Chaofeng, Zhang Meng, An Jianfeng, Sun Jingguo. Write Operation Cache and its Schedule Policy to Improve Lifetime of Phase Change Memory[J]. Northwestern polytechnical university |
|
|
|
|
|
|
|
| 延长相变存储器寿命的写操作Cache及其调度策略 |
|
| 王党辉1, 徐如意1, 刘朝锋1, 张萌1, 安建峰1, 孙靖国2 |
|
1. 西北工业大学 计算机学院, 陕西 西安 710072;
2. 中航工业西安航空计算技术研究所, 陕西 西安 710065 |
| 摘要: |
| 相变存储器具有可扩展性好、单元尺寸小、静态功耗低等优点，是替代DRAM做主存的候选器件之一，但其可重复写入的次数有限。提出了一种基于DRAM写操作Cache的相变存储器主存结构，包括存储器控制器、读/写操作数据通路和标志域查找等。同时还提出了相应的调度策略，包括整体的读写调度以及基于写操作频率的替换策略等。仿真结果显示，所提出的方法可将相变存储器的寿命平均延长50%以上，同时使平均仿存延迟降低35%以上。 |
| 关键词:
相变存储器
寿命
控制器
可扩展性
DRAM写操作Cache
调度
替换策略
访问延迟
|
|
| Write Operation Cache and its Schedule Policy to Improve Lifetime of Phase Change Memory |
|
| Wang Danghui1, Xu Ruyi1, Liu Chaofeng1, Zhang Meng1, An Jianfeng1, Sun Jingguo2 |
|
1. Department of Computer Science and Engineering, Northwestern Polytechnical University, Xi'an 710072, China;
2. AVIC Xi'an Aeronautic Computing Technique Research Institute, Xi'an 710065, China |
| Abstract: |
| Phase Change Memory (PCM) has been regarded as an alternative to DRAM as main memory, due to its good scalability, small cell size and near-zero leakage power. However, the less-than-desirable write endurance of PCM remains room for improvement. In order to prolong the lifetime of PCM based main memory, this paper proposes DRAM write operation Cache and its schedule policy. Figure 1 shows the overall architecture of the proposed method. Figure 3 and figure 4 show the datapath for read operation and write operation, respectively. Figure 2 and figure 5 show the overall schedule policy and the proposed replacement policy respectively. The evaluation results show that the proposed method and schedule policy can improve the average lifetime of PCM more than 50%, while the average memory accessing delay can be reduce by 35%, which are shown in figure 6,7, and 8. |
| Key words:
Phase Change Memory
Lifetime
Controller
Scalability
DRAM Write Operation Cache
Schedule
Replacement Policy
Accessing delay
|
|
| 收稿日期: 2016-03-16
修回日期:
|
| DOI: |
| 基金项目: 国家自然科学基金（61472322）与中央高校基本科研业务费专项资金（3102014JSJ0001、3102015BJ（Ⅱ）ZS018）资助 |
| 通讯作者:
Email： |
| 作者简介: 王党辉(1975-),西北工业大学副教授,主要从事计算机系统结构的研究。
|
|
|
|
|
|
|
|
参考文献: |
|
|
[1] Weste H E Neil, Harries Money David. CMOS VLSI Design:A Circuits and Systems Perspective[M]. 4th Ed. Boston:Addison-Wesley, 2010
[2] Nair J Prashant, Kim Dae-Hyun, Qureshi K Moinuddin. ArchShield:Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates[C]//the 40th IEEE/ACM International Symposium on Computer Architecture, 2013:72-83
[3] Burr W Geoffrey, Kurdi N Bulent, Scott J Campbell, et al. Overview of Candidate Device Technologies for Storage-Class Memory[J]. IBM Journal of Research & Development, 2008, 52(4/5):449-464
[4] Hay Andrew, Strauss Karin, Loh H. Gabriel, et al. Preventing PCM Banks from Seizing Too Much Power[C]//The 44th Annual IEEE/ACM International Symposium on Microarchitecture, 2011:186-195
[5] Dhiman Gaurav, Ayoub Raid, Rosing Tajana. PDRAM:A Hybrid PRAM and DRAM Main Memory System[C]//The 44th Design Automation Conference, 2009:664-669
[6] Yoon HanBin, Meza Justin, Ausavarungnirun Rachata, et al. Row Buffer Locality Aware Caching Policies for Hybrid Memories[C]//The 30th IEEE International Conference on Computer Design, 2012:337-344
[7] Qureshi K Moinuddin, Srinicasan Vijayalakshmi, Jude A Rivers. Scalable High Performance Main Memory System Using Phase-Change Memory Technology[C]//The 36th IEEE/ACM International Symposium on Computer Architecture, 2009:24-33
[8] Park Kyu Sung, Maeng Kyu Min, Park Ki-Woong, et al. Adaptive Wear-Leveling Algorithm for PRAM Main Memory with a DRAM Buffer[J]. ACM Trans on Embedded Computing Systems, 2014, 13(5):1-25 |
|
|
|
|
|
|
|
