|
|
论文:2013,Vol:31,Issue(3):422-428 |
|
|
引用本文： |
|
|
陈超, 张盛兵. 多发射多流水线结构数字信号处理器设计[J]. 西北工业大学 |
|
|
Chen Chao, Zhang Shengbing. Design of a 32-Bit Digital Signal Processor with Multi-Issue and Multi-Pipeline Architecture[J]. Northwestern polytechnical university |
|
|
|
|
|
|
|
| 多发射多流水线结构数字信号处理器设计 |
|
| 陈超, 张盛兵 |
|
| 西北工业大学 计算机学院, 陕西 西安 710072 |
| 摘要: |
| zw100处理器是西北工业大学和某研究所共同研制的采用MCU-DSP相融合架构的32位数字信号处理器。提出一种多发射多流水线结构来进行数字信号处理器的微体系结构设计,使该处理器同时具备了RISC load/store体系结构、DSP的计算能力和MCU的实时控制能力等特点。从zw100处理器指令集设计出发,首先介绍了该处理器架构和主要单元,然后重点讨论了基于多发射多流水线结构的指令调度策略、相邻指令耦合关系与发射机制、多发射条件下流水线相关的处理等。最后,对设计进行了仿真验证,并给出综合结果。目前,该处理器已采用TSMC 65nm CMOS工艺流片成功,频率达到500 MHz,达到2G MAC/s的运算能力,性能指标满足设计要求。 |
| 关键词:
数字信号处理器
多发射
多流水线
MCU-DSP架构
|
|
| Design of a 32-Bit Digital Signal Processor with Multi-Issue and Multi-Pipeline Architecture |
|
| Chen Chao, Zhang Shengbing |
|
| Department of Computer Science and Engineering,Northwestern Polytechnical University,Xi'an 710072,China |
| Abstract: |
| A 32-bit digital signal processor(DSP),which is based on MCU-DSP architecture is presented.A smart micro-architecture is proposed with the distinguishing features of multi-issue and multi-pipeline.It helps DSP chip make a balance among low power, high performance digital signal process and real-time response.The key point of the architecture is that the dynamical instruction dispatching scans the dependence relationship between two or a-mong three adjacent instructions in the instruction queue and then decides the way of instruction issue.If the in-structions are distributed in some special way, the fetch instruction unit is allowed to dispatch three instructions into three independent pipelines in parallel at the same time, otherwise they must to dispatch in sequence.Subsection 3.1 of the full paper describes how we verify the design of our zw 100 DSP chip and subsection 3.2 describes how we analyze its logic synthesis capability.The DSP chip is fabricated with TSMC 65nm CMOS technology; the core frequency is 500 MHz and operational capability attains 2G MAC/s. |
| Key words:
computer architecture
design
digital signal processors
field programmable gate arrays (FPGA)
MCU-DSP architecture
multi-issue
multi-pipeline
zw100 DSP chip
|
|
| 收稿日期: 2012-06-10
修回日期:
|
| DOI: |
| 基金项目: 国家自然科学基金(61173047、61003037);高等学校博士点专项科研基金(20116102120049)资助 |
| 通讯作者:
Email： |
| 作者简介: 陈超(1980-),西北工业大学工程师、博士研究生,主要从事计算机体系结构、微处理器设计的研究。
|
|
| 相关功能 |
|
|
|
|
| 作者相关文章 |
|
| 陈超 在本刊中的所有文章 |
| 张盛兵 在本刊中的所有文章 |
|
|
|
|
|
|
|
|
参考文献: |
|
|
[1] Hennessy J L, Patterson D A.Computer Architecture: A Quantitative Approach.San Francisco: Morgan Kaufmann Publish,3rd edition, 2002
[2] Derby J H, Moreno J H.A High-Performance Embedded DSP Core with Novel SIMD Features.Acoustics, Speech, and Signal Processing, 2003, 301-304
[3] Timothy Anderson, Duc Bui, et al.A 1.5 GHz VLIW DSP CPU with Integrated Floating Point and Fixed Point Instructions in 40 nm CMOS.2011 20th IEEE Symposium on Computer Arithmetic (ARITH), 2011, 82-86
[4] Lin T J, et al.Design & Implementation of a High Performance & Complexity-Effective VLIW DSP for Multimedia Applications.Journal of Signal Processing Systems, 2008, 209-233
[5] TMS320C6474 Multicore Digital Signal Processor.http://www.ti.com/lit/ds/sprs552h/sprs552h.pdf
[6] Chen Shuming, Chen Xiaowen, et al.Design and Chip Implementation of a Heterogeneous Multi-Core DSP.Design Automation Conference (ASP-DAC), 2011 16th Asia and South Pacific, 2011, 91-92
[7] Arm C, Gyger S, et al.Low-Power 32-Bit Dual-MAC 120W/MHz 1.0V Ficyflex DSP/MCU Core.The ESSCIRC 2008, Edinburgh, Scotland, U.K, 2008, 190-193 |
|
|
|
|
|
|
|
